2015-05-13 04:38:29 +03:00
|
|
|
// Copyright 2014 Citra Emulator Project
|
|
|
|
// Licensed under GPLv2 or any later version
|
|
|
|
// Refer to the license.txt file included.
|
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
2016-11-24 22:42:32 +03:00
|
|
|
#include <array>
|
2015-06-21 15:12:49 +03:00
|
|
|
#include <cstddef>
|
2016-06-27 20:42:42 +03:00
|
|
|
#include <string>
|
2017-07-22 05:17:57 +03:00
|
|
|
#include <vector>
|
2017-06-22 06:21:49 +03:00
|
|
|
#include <boost/optional.hpp>
|
2015-05-13 04:38:29 +03:00
|
|
|
#include "common/common_types.h"
|
2017-07-22 05:17:57 +03:00
|
|
|
#include "core/mmio.h"
|
2015-05-13 04:38:29 +03:00
|
|
|
|
2017-09-27 01:27:44 +03:00
|
|
|
namespace Kernel {
|
|
|
|
class Process;
|
|
|
|
}
|
|
|
|
|
2015-05-13 04:38:29 +03:00
|
|
|
namespace Memory {
|
|
|
|
|
2015-05-13 05:38:56 +03:00
|
|
|
/**
|
|
|
|
* Page size used by the ARM architecture. This is the smallest granularity with which memory can
|
|
|
|
* be mapped.
|
|
|
|
*/
|
2015-05-13 04:38:29 +03:00
|
|
|
const u32 PAGE_SIZE = 0x1000;
|
2015-07-19 08:22:28 +03:00
|
|
|
const u32 PAGE_MASK = PAGE_SIZE - 1;
|
|
|
|
const int PAGE_BITS = 12;
|
2016-11-24 22:42:32 +03:00
|
|
|
const size_t PAGE_TABLE_NUM_ENTRIES = 1 << (32 - PAGE_BITS);
|
2015-05-13 04:38:29 +03:00
|
|
|
|
2017-07-22 05:17:57 +03:00
|
|
|
enum class PageType {
|
|
|
|
/// Page is unmapped and should cause an access error.
|
|
|
|
Unmapped,
|
|
|
|
/// Page is mapped to regular memory. This is the only type you can get pointers to.
|
|
|
|
Memory,
|
|
|
|
/// Page is mapped to regular memory, but also needs to check for rasterizer cache flushing and
|
|
|
|
/// invalidation
|
|
|
|
RasterizerCachedMemory,
|
|
|
|
/// Page is mapped to a I/O region. Writing and reading to this page is handled by functions.
|
|
|
|
Special,
|
|
|
|
/// Page is mapped to a I/O region, but also needs to check for rasterizer cache flushing and
|
|
|
|
/// invalidation
|
|
|
|
RasterizerCachedSpecial,
|
|
|
|
};
|
|
|
|
|
|
|
|
struct SpecialRegion {
|
|
|
|
VAddr base;
|
|
|
|
u32 size;
|
|
|
|
MMIORegionPointer handler;
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* A (reasonably) fast way of allowing switchable and remappable process address spaces. It loosely
|
|
|
|
* mimics the way a real CPU page table works, but instead is optimized for minimal decoding and
|
|
|
|
* fetching requirements when accessing. In the usual case of an access to regular memory, it only
|
|
|
|
* requires an indexed fetch and a check for NULL.
|
|
|
|
*/
|
|
|
|
struct PageTable {
|
|
|
|
/**
|
|
|
|
* Array of memory pointers backing each page. An entry can only be non-null if the
|
|
|
|
* corresponding entry in the `attributes` array is of type `Memory`.
|
|
|
|
*/
|
|
|
|
std::array<u8*, PAGE_TABLE_NUM_ENTRIES> pointers;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Contains MMIO handlers that back memory regions whose entries in the `attribute` array is of
|
|
|
|
* type `Special`.
|
|
|
|
*/
|
|
|
|
std::vector<SpecialRegion> special_regions;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Array of fine grained page attributes. If it is set to any value other than `Memory`, then
|
|
|
|
* the corresponding entry in `pointers` MUST be set to null.
|
|
|
|
*/
|
|
|
|
std::array<PageType, PAGE_TABLE_NUM_ENTRIES> attributes;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Indicates the number of externally cached resources touching a page that should be
|
|
|
|
* flushed before the memory is accessed
|
|
|
|
*/
|
|
|
|
std::array<u8, PAGE_TABLE_NUM_ENTRIES> cached_res_count;
|
|
|
|
};
|
|
|
|
|
2015-05-13 04:38:29 +03:00
|
|
|
/// Physical memory regions as seen from the ARM11
|
|
|
|
enum : PAddr {
|
|
|
|
/// IO register area
|
2016-09-18 03:38:01 +03:00
|
|
|
IO_AREA_PADDR = 0x10100000,
|
|
|
|
IO_AREA_SIZE = 0x01000000, ///< IO area size (16MB)
|
2015-05-13 04:38:29 +03:00
|
|
|
IO_AREA_PADDR_END = IO_AREA_PADDR + IO_AREA_SIZE,
|
|
|
|
|
|
|
|
/// MPCore internal memory region
|
2016-09-18 03:38:01 +03:00
|
|
|
MPCORE_RAM_PADDR = 0x17E00000,
|
|
|
|
MPCORE_RAM_SIZE = 0x00002000, ///< MPCore internal memory size (8KB)
|
2015-05-13 04:38:29 +03:00
|
|
|
MPCORE_RAM_PADDR_END = MPCORE_RAM_PADDR + MPCORE_RAM_SIZE,
|
|
|
|
|
|
|
|
/// Video memory
|
2016-09-18 03:38:01 +03:00
|
|
|
VRAM_PADDR = 0x18000000,
|
|
|
|
VRAM_SIZE = 0x00600000, ///< VRAM size (6MB)
|
2015-05-13 04:38:29 +03:00
|
|
|
VRAM_PADDR_END = VRAM_PADDR + VRAM_SIZE,
|
|
|
|
|
2017-05-01 03:13:53 +03:00
|
|
|
/// New 3DS additional memory. Supposedly faster than regular FCRAM. Part of it can be used by
|
|
|
|
/// applications and system modules if mapped via the ExHeader.
|
|
|
|
N3DS_EXTRA_RAM_PADDR = 0x1F000000,
|
|
|
|
N3DS_EXTRA_RAM_SIZE = 0x00400000, ///< New 3DS additional memory size (4MB)
|
|
|
|
N3DS_EXTRA_RAM_PADDR_END = N3DS_EXTRA_RAM_PADDR + N3DS_EXTRA_RAM_SIZE,
|
|
|
|
|
2015-05-13 04:38:29 +03:00
|
|
|
/// DSP memory
|
2016-09-18 03:38:01 +03:00
|
|
|
DSP_RAM_PADDR = 0x1FF00000,
|
|
|
|
DSP_RAM_SIZE = 0x00080000, ///< DSP memory size (512KB)
|
2015-05-13 04:38:29 +03:00
|
|
|
DSP_RAM_PADDR_END = DSP_RAM_PADDR + DSP_RAM_SIZE,
|
|
|
|
|
|
|
|
/// AXI WRAM
|
2016-09-18 03:38:01 +03:00
|
|
|
AXI_WRAM_PADDR = 0x1FF80000,
|
|
|
|
AXI_WRAM_SIZE = 0x00080000, ///< AXI WRAM size (512KB)
|
2015-05-13 04:38:29 +03:00
|
|
|
AXI_WRAM_PADDR_END = AXI_WRAM_PADDR + AXI_WRAM_SIZE,
|
|
|
|
|
|
|
|
/// Main FCRAM
|
2016-09-18 03:38:01 +03:00
|
|
|
FCRAM_PADDR = 0x20000000,
|
2017-06-19 04:39:17 +03:00
|
|
|
FCRAM_SIZE = 0x08000000, ///< FCRAM size on the Old 3DS (128MB)
|
|
|
|
FCRAM_N3DS_SIZE = 0x10000000, ///< FCRAM size on the New 3DS (256MB)
|
2015-05-13 04:38:29 +03:00
|
|
|
FCRAM_PADDR_END = FCRAM_PADDR + FCRAM_SIZE,
|
2017-06-19 04:39:17 +03:00
|
|
|
FCRAM_N3DS_PADDR_END = FCRAM_PADDR + FCRAM_N3DS_SIZE,
|
2015-05-13 04:38:29 +03:00
|
|
|
};
|
|
|
|
|
|
|
|
/// Virtual user-space memory regions
|
|
|
|
enum : VAddr {
|
|
|
|
/// Where the application text, data and bss reside.
|
2016-09-18 03:38:01 +03:00
|
|
|
PROCESS_IMAGE_VADDR = 0x00100000,
|
|
|
|
PROCESS_IMAGE_MAX_SIZE = 0x03F00000,
|
2015-05-13 04:38:29 +03:00
|
|
|
PROCESS_IMAGE_VADDR_END = PROCESS_IMAGE_VADDR + PROCESS_IMAGE_MAX_SIZE,
|
|
|
|
|
|
|
|
/// Area where IPC buffers are mapped onto.
|
2016-09-18 03:38:01 +03:00
|
|
|
IPC_MAPPING_VADDR = 0x04000000,
|
|
|
|
IPC_MAPPING_SIZE = 0x04000000,
|
2015-05-13 04:38:29 +03:00
|
|
|
IPC_MAPPING_VADDR_END = IPC_MAPPING_VADDR + IPC_MAPPING_SIZE,
|
|
|
|
|
|
|
|
/// Application heap (includes stack).
|
2016-09-18 03:38:01 +03:00
|
|
|
HEAP_VADDR = 0x08000000,
|
|
|
|
HEAP_SIZE = 0x08000000,
|
2015-05-13 04:38:29 +03:00
|
|
|
HEAP_VADDR_END = HEAP_VADDR + HEAP_SIZE,
|
|
|
|
|
|
|
|
/// Area where shared memory buffers are mapped onto.
|
2016-09-18 03:38:01 +03:00
|
|
|
SHARED_MEMORY_VADDR = 0x10000000,
|
|
|
|
SHARED_MEMORY_SIZE = 0x04000000,
|
2015-05-13 04:38:29 +03:00
|
|
|
SHARED_MEMORY_VADDR_END = SHARED_MEMORY_VADDR + SHARED_MEMORY_SIZE,
|
|
|
|
|
2016-09-18 03:38:01 +03:00
|
|
|
/// Maps 1:1 to an offset in FCRAM. Used for HW allocations that need to be linear in physical
|
|
|
|
/// memory.
|
|
|
|
LINEAR_HEAP_VADDR = 0x14000000,
|
|
|
|
LINEAR_HEAP_SIZE = 0x08000000,
|
2015-05-13 04:38:29 +03:00
|
|
|
LINEAR_HEAP_VADDR_END = LINEAR_HEAP_VADDR + LINEAR_HEAP_SIZE,
|
|
|
|
|
2017-05-01 03:13:53 +03:00
|
|
|
/// Maps 1:1 to New 3DS additional memory
|
|
|
|
N3DS_EXTRA_RAM_VADDR = 0x1E800000,
|
|
|
|
N3DS_EXTRA_RAM_VADDR_END = N3DS_EXTRA_RAM_VADDR + N3DS_EXTRA_RAM_SIZE,
|
|
|
|
|
2015-05-13 04:38:29 +03:00
|
|
|
/// Maps 1:1 to the IO register area.
|
2016-09-18 03:38:01 +03:00
|
|
|
IO_AREA_VADDR = 0x1EC00000,
|
2015-05-13 04:38:29 +03:00
|
|
|
IO_AREA_VADDR_END = IO_AREA_VADDR + IO_AREA_SIZE,
|
|
|
|
|
|
|
|
/// Maps 1:1 to VRAM.
|
2016-09-18 03:38:01 +03:00
|
|
|
VRAM_VADDR = 0x1F000000,
|
2015-05-13 04:38:29 +03:00
|
|
|
VRAM_VADDR_END = VRAM_VADDR + VRAM_SIZE,
|
|
|
|
|
|
|
|
/// Maps 1:1 to DSP memory.
|
2016-09-18 03:38:01 +03:00
|
|
|
DSP_RAM_VADDR = 0x1FF00000,
|
2015-05-13 04:38:29 +03:00
|
|
|
DSP_RAM_VADDR_END = DSP_RAM_VADDR + DSP_RAM_SIZE,
|
|
|
|
|
|
|
|
/// Read-only page containing kernel and system configuration values.
|
2016-09-18 03:38:01 +03:00
|
|
|
CONFIG_MEMORY_VADDR = 0x1FF80000,
|
|
|
|
CONFIG_MEMORY_SIZE = 0x00001000,
|
2015-05-13 04:38:29 +03:00
|
|
|
CONFIG_MEMORY_VADDR_END = CONFIG_MEMORY_VADDR + CONFIG_MEMORY_SIZE,
|
|
|
|
|
|
|
|
/// Usually read-only page containing mostly values read from hardware.
|
2016-09-18 03:38:01 +03:00
|
|
|
SHARED_PAGE_VADDR = 0x1FF81000,
|
|
|
|
SHARED_PAGE_SIZE = 0x00001000,
|
2015-05-13 04:38:29 +03:00
|
|
|
SHARED_PAGE_VADDR_END = SHARED_PAGE_VADDR + SHARED_PAGE_SIZE,
|
|
|
|
|
|
|
|
/// Area where TLS (Thread-Local Storage) buffers are allocated.
|
2016-09-18 03:38:01 +03:00
|
|
|
TLS_AREA_VADDR = 0x1FF82000,
|
|
|
|
TLS_ENTRY_SIZE = 0x200,
|
2015-08-06 03:39:53 +03:00
|
|
|
|
2015-08-06 03:26:52 +03:00
|
|
|
/// Equivalent to LINEAR_HEAP_VADDR, but expanded to cover the extra memory in the New 3DS.
|
2016-09-18 03:38:01 +03:00
|
|
|
NEW_LINEAR_HEAP_VADDR = 0x30000000,
|
|
|
|
NEW_LINEAR_HEAP_SIZE = 0x10000000,
|
2015-08-06 03:26:52 +03:00
|
|
|
NEW_LINEAR_HEAP_VADDR_END = NEW_LINEAR_HEAP_VADDR + NEW_LINEAR_HEAP_SIZE,
|
2015-05-13 04:38:29 +03:00
|
|
|
};
|
|
|
|
|
2017-07-22 05:17:57 +03:00
|
|
|
/// Currently active page table
|
2017-09-25 00:42:42 +03:00
|
|
|
void SetCurrentPageTable(PageTable* page_table);
|
|
|
|
PageTable* GetCurrentPageTable();
|
2017-07-22 05:17:57 +03:00
|
|
|
|
2017-09-27 01:27:44 +03:00
|
|
|
/// Determines if the given VAddr is valid for the specified process.
|
|
|
|
bool IsValidVirtualAddress(const Kernel::Process& process, const VAddr vaddr);
|
2016-04-16 10:46:11 +03:00
|
|
|
bool IsValidVirtualAddress(const VAddr addr);
|
2017-09-27 01:27:44 +03:00
|
|
|
|
2016-04-16 10:46:11 +03:00
|
|
|
bool IsValidPhysicalAddress(const PAddr addr);
|
|
|
|
|
2015-05-13 04:38:29 +03:00
|
|
|
u8 Read8(VAddr addr);
|
|
|
|
u16 Read16(VAddr addr);
|
|
|
|
u32 Read32(VAddr addr);
|
|
|
|
u64 Read64(VAddr addr);
|
|
|
|
|
|
|
|
void Write8(VAddr addr, u8 data);
|
|
|
|
void Write16(VAddr addr, u16 data);
|
|
|
|
void Write32(VAddr addr, u32 data);
|
|
|
|
void Write64(VAddr addr, u64 data);
|
|
|
|
|
2017-09-30 03:38:54 +03:00
|
|
|
void ReadBlock(const Kernel::Process& process, const VAddr src_addr, void* dest_buffer,
|
|
|
|
size_t size);
|
2016-04-19 22:08:02 +03:00
|
|
|
void ReadBlock(const VAddr src_addr, void* dest_buffer, size_t size);
|
|
|
|
void WriteBlock(const VAddr dest_addr, const void* src_buffer, size_t size);
|
2016-04-16 12:21:41 +03:00
|
|
|
void ZeroBlock(const VAddr dest_addr, const size_t size);
|
2016-04-16 17:22:45 +03:00
|
|
|
void CopyBlock(VAddr dest_addr, VAddr src_addr, size_t size);
|
2015-05-13 04:38:29 +03:00
|
|
|
|
|
|
|
u8* GetPointer(VAddr virtual_address);
|
|
|
|
|
2016-06-27 20:42:42 +03:00
|
|
|
std::string ReadCString(VAddr virtual_address, std::size_t max_length);
|
|
|
|
|
2015-07-29 17:54:44 +03:00
|
|
|
/**
|
2017-06-22 06:25:46 +03:00
|
|
|
* Converts a virtual address inside a region with 1:1 mapping to physical memory to a physical
|
|
|
|
* address. This should be used by services to translate addresses for use by the hardware.
|
|
|
|
*/
|
|
|
|
boost::optional<PAddr> TryVirtualToPhysicalAddress(VAddr addr);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Converts a virtual address inside a region with 1:1 mapping to physical memory to a physical
|
|
|
|
* address. This should be used by services to translate addresses for use by the hardware.
|
|
|
|
*
|
|
|
|
* @deprecated Use TryVirtualToPhysicalAddress(), which reports failure.
|
|
|
|
*/
|
2015-07-29 17:54:44 +03:00
|
|
|
PAddr VirtualToPhysicalAddress(VAddr addr);
|
|
|
|
|
|
|
|
/**
|
2017-06-22 06:21:49 +03:00
|
|
|
* Undoes a mapping performed by VirtualToPhysicalAddress().
|
|
|
|
*/
|
|
|
|
boost::optional<VAddr> PhysicalToVirtualAddress(PAddr addr);
|
2015-07-29 17:54:44 +03:00
|
|
|
|
2015-05-13 04:38:29 +03:00
|
|
|
/**
|
|
|
|
* Gets a pointer to the memory region beginning at the specified physical address.
|
|
|
|
*/
|
|
|
|
u8* GetPhysicalPointer(PAddr address);
|
|
|
|
|
2016-04-17 01:57:57 +03:00
|
|
|
/**
|
|
|
|
* Adds the supplied value to the rasterizer resource cache counter of each
|
|
|
|
* page touching the region.
|
|
|
|
*/
|
|
|
|
void RasterizerMarkRegionCached(PAddr start, u32 size, int count_delta);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Flushes any externally cached rasterizer resources touching the given region.
|
|
|
|
*/
|
|
|
|
void RasterizerFlushRegion(PAddr start, u32 size);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Flushes and invalidates any externally cached rasterizer resources touching the given region.
|
|
|
|
*/
|
|
|
|
void RasterizerFlushAndInvalidateRegion(PAddr start, u32 size);
|
2016-11-24 22:42:32 +03:00
|
|
|
|
2017-06-22 08:48:00 +03:00
|
|
|
enum class FlushMode {
|
|
|
|
/// Write back modified surfaces to RAM
|
|
|
|
Flush,
|
|
|
|
/// Write back modified surfaces to RAM, and also remove them from the cache
|
|
|
|
FlushAndInvalidate,
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Flushes and invalidates any externally cached rasterizer resources touching the given virtual
|
|
|
|
* address region.
|
|
|
|
*/
|
|
|
|
void RasterizerFlushVirtualRegion(VAddr start, u32 size, FlushMode mode);
|
|
|
|
|
2017-07-22 05:17:57 +03:00
|
|
|
} // namespace Memory
|