d1c0cdf4f2
* Implements hardware acceleration for SHA256 instructions. * Adds SHA256 instructions introduced in ARMv8 to A32 frontend. * Implements polyfill for processors that do not support hardware accelerated SHA instructions.