2022-04-23 11:59:50 +03:00
|
|
|
// SPDX-FileCopyrightText: Copyright 2018 yuzu Emulator Project
|
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2018-02-12 07:44:12 +03:00
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
|
|
|
#include <memory>
|
2021-10-01 07:57:02 +03:00
|
|
|
|
|
|
|
#include "common/bit_field.h"
|
2018-02-12 07:44:12 +03:00
|
|
|
#include "common/common_types.h"
|
2021-11-12 06:15:51 +03:00
|
|
|
#include "core/hle/service/nvdrv/nvdata.h"
|
2020-10-27 06:07:36 +03:00
|
|
|
#include "video_core/cdma_pusher.h"
|
2020-12-12 09:26:14 +03:00
|
|
|
#include "video_core/framebuffer_config.h"
|
2018-02-12 07:44:12 +03:00
|
|
|
|
2019-02-16 06:05:17 +03:00
|
|
|
namespace Core {
|
2020-03-25 05:58:49 +03:00
|
|
|
class System;
|
|
|
|
} // namespace Core
|
2019-02-16 06:05:17 +03:00
|
|
|
|
2018-08-03 19:55:58 +03:00
|
|
|
namespace VideoCore {
|
2019-01-08 07:32:02 +03:00
|
|
|
class RendererBase;
|
2020-07-10 06:36:38 +03:00
|
|
|
class ShaderNotify;
|
2019-01-08 07:32:02 +03:00
|
|
|
} // namespace VideoCore
|
2018-08-03 19:55:58 +03:00
|
|
|
|
2018-02-12 07:44:12 +03:00
|
|
|
namespace Tegra {
|
2021-10-01 07:57:02 +03:00
|
|
|
class DmaPusher;
|
|
|
|
struct CommandList;
|
2018-02-12 07:44:12 +03:00
|
|
|
|
2018-03-24 07:45:24 +03:00
|
|
|
enum class RenderTargetFormat : u32 {
|
2018-03-26 00:57:53 +03:00
|
|
|
NONE = 0x0,
|
2020-07-01 08:28:53 +03:00
|
|
|
R32B32G32A32_FLOAT = 0xC0,
|
|
|
|
R32G32B32A32_SINT = 0xC1,
|
|
|
|
R32G32B32A32_UINT = 0xC2,
|
|
|
|
R16G16B16A16_UNORM = 0xC6,
|
|
|
|
R16G16B16A16_SNORM = 0xC7,
|
|
|
|
R16G16B16A16_SINT = 0xC8,
|
|
|
|
R16G16B16A16_UINT = 0xC9,
|
|
|
|
R16G16B16A16_FLOAT = 0xCA,
|
|
|
|
R32G32_FLOAT = 0xCB,
|
|
|
|
R32G32_SINT = 0xCC,
|
|
|
|
R32G32_UINT = 0xCD,
|
|
|
|
R16G16B16X16_FLOAT = 0xCE,
|
|
|
|
B8G8R8A8_UNORM = 0xCF,
|
|
|
|
B8G8R8A8_SRGB = 0xD0,
|
|
|
|
A2B10G10R10_UNORM = 0xD1,
|
|
|
|
A2B10G10R10_UINT = 0xD2,
|
|
|
|
A8B8G8R8_UNORM = 0xD5,
|
|
|
|
A8B8G8R8_SRGB = 0xD6,
|
|
|
|
A8B8G8R8_SNORM = 0xD7,
|
|
|
|
A8B8G8R8_SINT = 0xD8,
|
|
|
|
A8B8G8R8_UINT = 0xD9,
|
|
|
|
R16G16_UNORM = 0xDA,
|
|
|
|
R16G16_SNORM = 0xDB,
|
|
|
|
R16G16_SINT = 0xDC,
|
|
|
|
R16G16_UINT = 0xDD,
|
|
|
|
R16G16_FLOAT = 0xDE,
|
|
|
|
B10G11R11_FLOAT = 0xE0,
|
2020-02-25 23:19:34 +03:00
|
|
|
R32_SINT = 0xE3,
|
2018-08-13 15:55:16 +03:00
|
|
|
R32_UINT = 0xE4,
|
2018-08-01 16:31:42 +03:00
|
|
|
R32_FLOAT = 0xE5,
|
2020-07-01 08:28:53 +03:00
|
|
|
R5G6B5_UNORM = 0xE8,
|
|
|
|
A1R5G5B5_UNORM = 0xE9,
|
|
|
|
R8G8_UNORM = 0xEA,
|
|
|
|
R8G8_SNORM = 0xEB,
|
|
|
|
R8G8_SINT = 0xEC,
|
|
|
|
R8G8_UINT = 0xED,
|
2018-08-11 21:01:50 +03:00
|
|
|
R16_UNORM = 0xEE,
|
|
|
|
R16_SNORM = 0xEF,
|
|
|
|
R16_SINT = 0xF0,
|
|
|
|
R16_UINT = 0xF1,
|
2018-07-26 07:19:15 +03:00
|
|
|
R16_FLOAT = 0xF2,
|
2018-07-25 00:47:50 +03:00
|
|
|
R8_UNORM = 0xF3,
|
2020-06-30 09:51:42 +03:00
|
|
|
R8_SNORM = 0xF4,
|
2020-06-30 10:00:23 +03:00
|
|
|
R8_SINT = 0xF5,
|
2018-08-12 04:44:42 +03:00
|
|
|
R8_UINT = 0xF6,
|
2018-03-23 00:40:11 +03:00
|
|
|
};
|
|
|
|
|
2018-07-02 20:42:04 +03:00
|
|
|
enum class DepthFormat : u32 {
|
2020-07-01 08:28:53 +03:00
|
|
|
D32_FLOAT = 0xA,
|
|
|
|
D16_UNORM = 0x13,
|
|
|
|
S8_UINT_Z24_UNORM = 0x14,
|
|
|
|
D24X8_UNORM = 0x15,
|
|
|
|
D24S8_UNORM = 0x16,
|
2021-11-17 23:04:38 +03:00
|
|
|
S8_UINT = 0x17,
|
2020-07-01 08:28:53 +03:00
|
|
|
D24C8_UNORM = 0x18,
|
|
|
|
D32_FLOAT_S8X24_UINT = 0x19,
|
2018-07-02 20:42:04 +03:00
|
|
|
};
|
|
|
|
|
2018-03-18 23:15:05 +03:00
|
|
|
namespace Engines {
|
|
|
|
class Maxwell3D;
|
2019-01-23 02:49:31 +03:00
|
|
|
class KeplerCompute;
|
2018-03-18 23:15:05 +03:00
|
|
|
} // namespace Engines
|
|
|
|
|
2021-11-05 17:52:31 +03:00
|
|
|
namespace Control {
|
|
|
|
struct ChannelState;
|
|
|
|
}
|
2018-02-12 07:44:12 +03:00
|
|
|
|
2019-03-04 07:54:16 +03:00
|
|
|
class MemoryManager;
|
|
|
|
|
2020-12-12 09:26:14 +03:00
|
|
|
class GPU final {
|
2018-02-12 07:44:12 +03:00
|
|
|
public:
|
2021-10-01 07:57:02 +03:00
|
|
|
explicit GPU(Core::System& system, bool is_async, bool use_nvdec);
|
2020-12-12 09:26:14 +03:00
|
|
|
~GPU();
|
2020-06-11 06:58:57 +03:00
|
|
|
|
|
|
|
/// Binds a renderer to the GPU.
|
|
|
|
void BindRenderer(std::unique_ptr<VideoCore::RendererBase> renderer);
|
|
|
|
|
2020-04-16 19:29:53 +03:00
|
|
|
/// Flush all current written commands into the host GPU for execution.
|
2019-07-26 21:20:43 +03:00
|
|
|
void FlushCommands();
|
2020-04-16 19:29:53 +03:00
|
|
|
/// Synchronizes CPU writes with Host GPU memory.
|
2020-02-16 16:51:37 +03:00
|
|
|
void SyncGuestHost();
|
2020-04-16 19:29:53 +03:00
|
|
|
/// Signal the ending of command list.
|
2020-12-12 09:26:14 +03:00
|
|
|
void OnCommandListEnd();
|
2019-07-26 21:20:43 +03:00
|
|
|
|
2021-11-05 17:52:31 +03:00
|
|
|
std::shared_ptr<Control::ChannelState> AllocateChannel();
|
|
|
|
|
|
|
|
void InitChannel(Control::ChannelState& to_init);
|
|
|
|
|
|
|
|
void BindChannel(s32 channel_id);
|
|
|
|
|
|
|
|
void ReleaseChannel(Control::ChannelState& to_release);
|
|
|
|
|
2020-04-16 19:29:53 +03:00
|
|
|
/// Request a host GPU memory flush from the CPU.
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] u64 RequestFlush(VAddr addr, std::size_t size);
|
2020-02-20 18:55:32 +03:00
|
|
|
|
2020-04-16 19:29:53 +03:00
|
|
|
/// Obtains current flush request fence id.
|
2021-10-01 07:57:02 +03:00
|
|
|
[[nodiscard]] u64 CurrentFlushRequestFence() const;
|
2020-02-20 18:55:32 +03:00
|
|
|
|
2020-04-16 19:29:53 +03:00
|
|
|
/// Tick pending requests within the GPU.
|
2020-02-20 18:55:32 +03:00
|
|
|
void TickWork();
|
|
|
|
|
2018-08-28 17:57:56 +03:00
|
|
|
/// Returns a reference to the Maxwell3D GPU engine.
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] Engines::Maxwell3D& Maxwell3D();
|
2018-08-28 17:57:56 +03:00
|
|
|
|
2018-07-21 01:31:36 +03:00
|
|
|
/// Returns a const reference to the Maxwell3D GPU engine.
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] const Engines::Maxwell3D& Maxwell3D() const;
|
2018-07-21 01:31:36 +03:00
|
|
|
|
2019-07-15 04:25:13 +03:00
|
|
|
/// Returns a reference to the KeplerCompute GPU engine.
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] Engines::KeplerCompute& KeplerCompute();
|
2019-07-15 04:25:13 +03:00
|
|
|
|
|
|
|
/// Returns a reference to the KeplerCompute GPU engine.
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] const Engines::KeplerCompute& KeplerCompute() const;
|
2019-07-15 04:25:13 +03:00
|
|
|
|
2018-08-28 17:57:56 +03:00
|
|
|
/// Returns a reference to the GPU memory manager.
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] Tegra::MemoryManager& MemoryManager();
|
2018-03-22 23:19:35 +03:00
|
|
|
|
2018-08-28 17:57:56 +03:00
|
|
|
/// Returns a const reference to the GPU memory manager.
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] const Tegra::MemoryManager& MemoryManager() const;
|
2018-02-12 07:44:12 +03:00
|
|
|
|
2018-11-24 07:20:56 +03:00
|
|
|
/// Returns a reference to the GPU DMA pusher.
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] Tegra::DmaPusher& DmaPusher();
|
2018-11-24 07:20:56 +03:00
|
|
|
|
2020-10-27 06:07:36 +03:00
|
|
|
/// Returns a const reference to the GPU DMA pusher.
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] const Tegra::DmaPusher& DmaPusher() const;
|
2020-10-27 06:07:36 +03:00
|
|
|
|
2020-11-17 15:14:44 +03:00
|
|
|
/// Returns a reference to the underlying renderer.
|
2021-10-01 07:57:02 +03:00
|
|
|
[[nodiscard]] VideoCore::RendererBase& Renderer();
|
2020-03-25 05:58:49 +03:00
|
|
|
|
2020-11-17 15:14:44 +03:00
|
|
|
/// Returns a const reference to the underlying renderer.
|
2021-10-01 07:57:02 +03:00
|
|
|
[[nodiscard]] const VideoCore::RendererBase& Renderer() const;
|
2020-03-25 05:58:49 +03:00
|
|
|
|
2020-11-17 15:14:44 +03:00
|
|
|
/// Returns a reference to the shader notifier.
|
2021-10-01 07:57:02 +03:00
|
|
|
[[nodiscard]] VideoCore::ShaderNotify& ShaderNotify();
|
2020-07-10 06:36:38 +03:00
|
|
|
|
2020-11-17 15:14:44 +03:00
|
|
|
/// Returns a const reference to the shader notifier.
|
2021-10-01 07:57:02 +03:00
|
|
|
[[nodiscard]] const VideoCore::ShaderNotify& ShaderNotify() const;
|
2020-07-10 06:36:38 +03:00
|
|
|
|
2019-09-26 02:43:23 +03:00
|
|
|
/// Allows the CPU/NvFlinger to wait on the GPU before presenting a frame.
|
2022-01-04 04:28:54 +03:00
|
|
|
void WaitFence(u32 syncpoint_id, u32 value);
|
2019-09-26 02:43:23 +03:00
|
|
|
|
2019-06-19 03:53:21 +03:00
|
|
|
void IncrementSyncPoint(u32 syncpoint_id);
|
2019-06-07 19:56:30 +03:00
|
|
|
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] u32 GetSyncpointValue(u32 syncpoint_id) const;
|
2019-06-07 19:56:30 +03:00
|
|
|
|
2019-06-19 03:53:21 +03:00
|
|
|
void RegisterSyncptInterrupt(u32 syncpoint_id, u32 value);
|
2019-06-08 04:13:20 +03:00
|
|
|
|
2021-11-01 02:51:29 +03:00
|
|
|
bool CancelSyncptInterrupt(u32 syncpoint_id, u32 value);
|
2019-06-07 19:56:30 +03:00
|
|
|
|
2020-11-17 15:14:44 +03:00
|
|
|
[[nodiscard]] u64 GetTicks() const;
|
2020-02-10 17:32:51 +03:00
|
|
|
|
2021-10-01 07:57:02 +03:00
|
|
|
[[nodiscard]] bool IsAsync() const;
|
2019-06-10 15:19:27 +03:00
|
|
|
|
2021-10-01 07:57:02 +03:00
|
|
|
[[nodiscard]] bool UseNvdec() const;
|
2018-11-24 07:20:56 +03:00
|
|
|
|
2021-05-16 03:34:20 +03:00
|
|
|
void RendererFrameEndNotify();
|
|
|
|
|
2019-04-09 21:02:00 +03:00
|
|
|
/// Performs any additional setup necessary in order to begin GPU emulation.
|
|
|
|
/// This can be used to launch any necessary threads and register any necessary
|
|
|
|
/// core timing events.
|
2020-12-12 09:26:14 +03:00
|
|
|
void Start();
|
2019-04-09 21:02:00 +03:00
|
|
|
|
2022-01-04 04:31:51 +03:00
|
|
|
/// Performs any additional necessary steps to shutdown GPU emulation.
|
|
|
|
void NotifyShutdown();
|
|
|
|
|
2020-04-03 18:58:43 +03:00
|
|
|
/// Obtain the CPU Context
|
2020-12-12 09:26:14 +03:00
|
|
|
void ObtainContext();
|
2020-04-03 18:58:43 +03:00
|
|
|
|
|
|
|
/// Release the CPU Context
|
2020-12-12 09:26:14 +03:00
|
|
|
void ReleaseContext();
|
2020-04-03 18:58:43 +03:00
|
|
|
|
2019-01-21 23:18:09 +03:00
|
|
|
/// Push GPU command entries to be processed
|
2021-11-05 17:52:31 +03:00
|
|
|
void PushGPUEntries(s32 channel, Tegra::CommandList&& entries);
|
2019-01-21 23:18:09 +03:00
|
|
|
|
2020-10-27 06:07:36 +03:00
|
|
|
/// Push GPU command buffer entries to be processed
|
2021-12-02 07:19:43 +03:00
|
|
|
void PushCommandBuffer(u32 id, Tegra::ChCommandHeaderList& entries);
|
2020-10-27 06:07:36 +03:00
|
|
|
|
2021-04-25 02:22:09 +03:00
|
|
|
/// Frees the CDMAPusher instance to free up resources
|
2021-12-02 07:19:43 +03:00
|
|
|
void ClearCdmaInstance(u32 id);
|
2021-03-30 12:37:40 +03:00
|
|
|
|
2019-01-21 23:18:09 +03:00
|
|
|
/// Swap buffers (render frame)
|
2020-12-12 09:26:14 +03:00
|
|
|
void SwapBuffers(const Tegra::FramebufferConfig* framebuffer);
|
2019-01-30 05:49:18 +03:00
|
|
|
|
2019-01-24 06:17:55 +03:00
|
|
|
/// Notify rasterizer that any caches of the specified region should be flushed to Switch memory
|
2020-12-12 09:26:14 +03:00
|
|
|
void FlushRegion(VAddr addr, u64 size);
|
2019-01-24 06:17:55 +03:00
|
|
|
|
|
|
|
/// Notify rasterizer that any caches of the specified region should be invalidated
|
2020-12-12 09:26:14 +03:00
|
|
|
void InvalidateRegion(VAddr addr, u64 size);
|
2019-01-24 06:17:55 +03:00
|
|
|
|
|
|
|
/// Notify rasterizer that any caches of the specified region should be flushed and invalidated
|
2020-12-12 09:26:14 +03:00
|
|
|
void FlushAndInvalidateRegion(VAddr addr, u64 size);
|
2019-01-24 06:17:55 +03:00
|
|
|
|
2019-02-09 07:21:53 +03:00
|
|
|
private:
|
2021-10-01 07:57:02 +03:00
|
|
|
struct Impl;
|
2021-11-05 17:52:31 +03:00
|
|
|
mutable std::unique_ptr<Impl> impl;
|
2018-02-12 07:44:12 +03:00
|
|
|
};
|
|
|
|
|
|
|
|
} // namespace Tegra
|